

6

5


4

3

2


1

INPUT\_BUFFER\_CONFIG




SHEET-3

IN1\_BF




SHEET-4

IN2\_BF




SHEET-5

IN3\_BF




SHEET-6

IN4\_BF




SHEET-7

IN5\_BF




SHEET-9

IN6\_BF




SHEET-10

IN7\_BF




SHEET-11

IN8\_BF




SHEET-12

IN1-4\_BF\_MISC




SHEET-8

IN5-8\_BF\_MISC




SHEET-13

INPUT\_FILTERS\_INTERNAL




SHEET-14

CS530X\_IN1-4




SHEET-15

CS530X\_IN5-8




SHEET-16

CS530X




SHEET-17

CS530X\_MISC




SHEET-18

CLK\_GEN




SHEET-19

DC\_CONN1




SHEET-21

DC\_CONN2




SHEET-22

MISC




SHEET-20

TEST\_POINTS




SHEET-23




# Input Buffer/Filter Options

## Differential Input Circuits

### Inverting




### Non-Inverting (ADC VMID must be buffered in this use case)




## Single Ended Input Circuits


### Single Ended to Differential






### Single Ended to Differential (ADC VMID must be buffered in this use case)




Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines



### Note 6




**Note 6**



ote 6 |


Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines








Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines












Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines






Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines








Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines





Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines

D

C

B

A

D


C

B


A

Additional Filters After Buffer Filter


Input Filter After Buffer Filter




Input Filter After Buffer Filter




Input Filter After Buffer Filter




Passive Filter Input (No Buffer/Filter)



VBIAS Generation options





Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines



Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines








Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines














Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines






Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines





Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines



Layout Notes  
See Layout Document  
CS530X Schematic Layout Guidelines

